

DC and RF characterization of bulk CMOS and FD-SOI devices at cryogenic temperatures with respect to quantum computing applications

Anton Artanov

Information Band / Volume 93 ISBN 978-3-95806-687-8



Forschungszentrum Jülich GmbH Zentralinstitut für Engineering, Elektronik und Analytik (ZEA) Systeme der Elektronik (ZEA-2)

DC and RF characterization of bulk CMOS and FD-SOI devices at cryogenic temperatures with respect to quantum computing applications

Anton Artanov

Schriften des Forschungszentrums Jülich Reihe Information / Information

Band / Volume 93

ISSN 1866-1777

ISBN 978-3-95806-687-8

Ackno	wledgement i				
Abstra	ict iii				
Zusan	Zusammenfassung v				
List of	Figures ix				
List of	Tables xiii				
Acron	yms xv				
1 Int 1.1 1.2	roduction1Motivation1Structure of this work2				
2 Fut 2.12.2	ndamentals3Quantum computing32.1.1Dirac notation32.1.2Quantum bits42.1.3Bloch sphere42.1.4Quantum computer requirements5Cryogenic CMOS6				
3 Cr 3.1 3.2 3.3 3.4	/ogenic measurement setup 9Cooling methods93.1.1Immersion into a cryogen93.1.2Bath cryostat113.1.3Closed-cycle cryostat12Requirements13Setup description14Setup characterization163.4.1Thermal properties193.4.3RF properties193.4.4Conclusions21				
4 Tes 4.1 4.2 4.3 4.4	t devices design23Fabrication technology choice23SQuBiC2 - 65 nm bulk CMOS24SQuBiC5 - 22 nm FD-SOI26Conclusions27				

426.5Small-signal equivalent circuits in quasi-static operation (adopted from [88]).446.6Small-signal equivalent circuits in quasi-static operation (adopted from [88]).456.7Gate-source capacitance extraction: blue - W = 2.4 μm, red - W = 4.8 μm, yellow486.8Gate-drain capacitance extraction: blue - W = 2.4 μm, red - W = 4.8 μm, yellow496.9Drain-source capacitance extraction: blue - W = 2.4 μm, red - W = 4.8 μm, yellow - W = 9.6 μm.6.10Transconductance gm and drain-source conductance gds extraction: blue -41W = 9.6 μm.6.11The comparison of the simulated with extracted SSEC (dashed lines) and measured (solid lines) scattering parameters data of the nMOS-FET array, W = 4.8 μm.424.2 μm, red - W = 4.8 μm, yellow - W = 9.6 μm.51516.12The extrapolations of H ₂₁ and U for three nMOS devices at 300 K and 6 K [81].51.3Schematic representation of the cryogenic noise measurement chain.525161.4Schematic representation of the riput chain with cryogenic attenuator.535161.5Minimum DUT input noise temperature required for the condition of DUT output power to be above the receiver noise level, for the nFET with W = 2.4 μm [81].61.6Noise measurements of two transistor arrays at room temperature. [81].61.7Noise measurement at different temperatures for W = 9.6 μm transistor, fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies.626473Photo of the working area of the setup.	6.4	Comparison of the simulated (dashed lines) and measured (solid lines) scatter-	40
(adopted from [88]).446.6Small-signal equivalent circuits in quasi-static operation (adopted from [88]).456.7Gate-source capacitance extraction: blue - W = 2.4 μ m, red - W = 4.8 μ m, yellow486.8Gate-drain capacitance extraction: blue - W = 2.4 μ m, red - W = 4.8 μ m, yellow -496.9Drain-source capacitance extraction: blue - W = 2.4 μ m, red - W = 4.8 μ m, yellow - W = 9.6 μ m.496.10Transconductance g_m and drain-source conductance g_{ds} extraction: blue -506.11The comparison of the simulated with extracted SSEC (dashed lines) and measured (solid lines) scattering parameters data of the nMOS-FET array, W = 4.8 μ m.526.12The extrapolations of H_{21} and U for three nMOS devices at 300 K and 6 K [81].536.13Schematic representation of the cryogenic noise measurement chain.596.14Schematic representation of the input chain with cryogenic attenuator.596.15Noise measurements of two transistor arrays at room temperature. [81].606.16Noise measurements of two transistor arrays at room temperature. [81].617.1The principle schemes, showing four thermal paths of the n-type transistor, fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies.647.4Dependence of gate polysilicon resistance and temperature on voltage drop.657.5Dependence of gate polysilicon resistance and temperature at versus V_{gs} for samples in both fabrication technologies.677.8Specific thermal resistance R_{th} versus Iemperature for different materials [113, 114, 115, 116,	6.5	Small-signal equivalent circuit of a de-embedded single FDSOI MOSFET device	42
6.6 Small-signal equivalent circuits in quasi-static operation (adopted from [88]). 45 6.7 Gate-source capacitance extraction: blue - W = 2.4 μ m, red - W = 4.8 μ m, yel- low - W = 9.6 μ m		(adopted from [88])	44
low - W = 9.6 μm.486.8Gate-drain capacitance extraction: blue - W = 2.4 μm, red - W = 4.8 μm, yellow -W = 9.6 μm.496.9Drain-source capacitance extraction: blue - W = 2.4 μm, red - W = 4.8 μm, yellow - W = 9.6 μm.500.106.10Transconductance g_m and drain-source conductance g_{ds} extraction: blue -W = 2.4 μm, red - W = 4.8 μm, yellow - W = 9.6 μm.6.11The comparison of the simulated with extracted SSEC (dashed lines) and measured (solid lines) scattering parameters data of the nMOS-FET array,W = 4.8 μm.526.12The extrapolations of H_{21} and U for three nMOS devices at 300 K and 6 K [81].53536.13Schematic representation of the input chain with cryogenic attenuator.59596.14Schematic representation of the erceiver noise level, for the nFET with $W = 2.4 \mu$ m[81]6171Noise measurements of two transistor arrays at room temperature. [81].[81]6171Noise measurement at different temperatures for W = 9.6 μm transistor, fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies.74Dependence of gate polysilicon resistance and temperature measurement sensitivity on ambient temperatures ΔT versus Joule power P at several am- bient temperature values T_A for samples in both fabrication technologies.75Dependence of gate polysilicon resistance and temperature ΔT versus V_{gs} for samples in both fabrication technologies.7676Specific thermal resistance R_{th}^* versus temperature for different materials [113, 114, 115, 116,	6.6 6.7	Small-signal equivalent circuits in quasi-static operation (adopted from [88]). Gate-source capacitance extraction: blue - W = $2.4 \mu m$, red - W = $4.8 \mu m$, vel-	45
6.8 Gate-drain capacitance extraction: blue - W = 2.4 μ m, red - W = 4.8 μ m, yellow - W = 9.6 μ m		$low - W = 9.6 \mu m$	48
6.9 Drain-source capacitance extraction: blue - W = 2.4 μ m, red - W = 4.8 μ m, yellow - W = 9.6 μ m	6.8	Gate-drain capacitance extraction: blue - W = 2.4μ m, red - W = 4.8μ m, yellow - W = 9.6μ m	40
 6.9 Drain-source capacitance extraction: Dide - W = 2.4 μm, red - W = 4.8 μm, yellow - W = 9.6 μm. 50 6.10 Transconductance gm and drain-source conductance gds extraction: blue - W = 2.4 μm, red - W = 4.8 μm, yellow - W = 9.6 μm. 51 6.11 The comparison of the simulated with extracted SSEC (dashed lines) and measured (solid lines) scattering parameters data of the nMOS-FET array, W = 4.8 μm. 52 6.12 The extrapolations of H₂₁ and U for three nMOS devices at 300 K and 6 K [81]. 53 6.13 Schematic representation of the cryogenic noise measurement chain. 59 6.14 Schematic representation of the input chain with cryogenic attenuator. 59 6.15 Minimum DUT input noise temperature required for the condition of DUT output power to be above the receiver noise level, for the nFET with W = 2.4 μm [81]. 6.16 Noise measurements of two transistor arrays at room temperature. [81]. 6.17 Noise measurements of two transistor arrays at room temperature. [81]. 6.18 Approxement at different temperatures for W = 9.6 μm transistor array [81]. 6.19 Noise measurement at different temperature. So 4.6 μm transistor array [81]. 6.10 The principle schemes, showing four thermal paths of the n-type transistor, fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies. 6.4 Dependence of gate polysilicon resistance and temperature measurement sensitivity on ambient temperatures. 6.6 Measured I_{ds} - V_{gs} characteristics and incremental temperature ΔT versus V_{gs} for samples in both fabrication technologies. 6.7 Measured I_{ds} - V_{gs} characteristics and incremental temperature ΔT versus V_{gs} for samples in both fabrication technologies. 6.7 Measured I_{ds} - V_{gs} characteristics and incremental temperature ΔT versus V_{gs} for samples in both fabrication technologies. 6.7 Specific thermal resistance R_{th} seen from the gate	()	$W = 9.0 \mu \text{m}.$	49
yellow - W = 9.6 μm	6.9	Drain-source capacitance extraction: blue - w = $2.4 \mu\text{m}$, red - w = $4.8 \mu\text{m}$,	50
6.10 Transconductance g_m and drain-source conductance g_{ds} extraction: blue - W = 2.4 μ m, red - W = 4.8 μ m, yellow - W = 9.6 μ m		yellow - W = 9.6 μ m	50
$W = 2.4 \ \mu m, red - W = 4.8 \ \mu m, yellow - W = 9.6 \ \mu m. \dots $	6.10	Transconductance g_m and drain-source conductance g_{ds} extraction: blue -	
 6.11 The comparison of the simulated with extracted SSEC (dashed lines) and measured (solid lines) scattering parameters data of the nMOS-FET array, W = 4.8 μm. 52 6.12 The extrapolations of H₂₁ and U for three nMOS devices at 300 K and 6 K [81]. 53 6.13 Schematic representation of the input chain with cryogenic attenuator. 59 6.14 Schematic representation of the input chain with cryogenic attenuator. 59 6.15 Minimum DUT input noise temperature required for the condition of DUT output power to be above the receiver noise level, for the nFET with W = 2.4 μm [81]. 6.16 Noise measurements of two transistor arrays at room temperature. [81]. 6.17 Noise measurement at different temperatures for W = 9.6 μm transistor array [81]. 6.17 Noise measurement at different temperatures for W = 9.6 μm transistor, fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies. 64 7.2 Layout scheme of the measured samples. 64 7.3 Photo of the working area of the setup. 64 7.4 Dependence of gate polysilicon resistance and temperature on voltage drop. 7.5 Dependence of gate polysilicon resistance and temperature AT versus V_{gs} for samples in both fabrication technologies. 67.6 Measured I_{ds} - V_{gs} characteristics and incremental temperature AT versus V_{gs} for samples in both fabrication technologies. 67.7 Measured incremental temperatures ΔT versus Joule power P at several ambient temperature substance R_{th} versus temperature for different materials [113, 114, 115, 116, 117, 118]. 68 7.9 Extracted thermal resistance R_{th} seen from the gate as a function of the dissipated power for several T_A, 65 nm bulk CMOS [107]. 70 710 Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107]. 71 72 D		W = 2.4 μ m, red - W = 4.8 μ m, yellow - W = 9.6 μ m.	51
measured (solid lines) scattering parameters data of the nMOS-FET array, W = 4.8 μm.526.12 The extrapolations of H_{21} and U for three nMOS devices at 300 K and 6 K [81].536.13 Schematic representation of the cryogenic noise measurement chain.596.14 Schematic representation of the input chain with cryogenic attenuator.596.15 Minimum DUT input noise temperature required for the condition of DUT output power to be above the receiver noise level, for the nFET with $W = 2.4 \mu m$ [81].616.16 Noise measurements of two transistor arrays at room temperature.616.17 Noise measurement at different temperatures for $W = 9.6 \mu m$ transistor array [81].617.1 The principle schemes, showing four thermal paths of the n-type transistor, fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies.647.3 Photo of the working area of the setup.647.4 Dependence of gate polysilicon resistance and temperature on voltage drop.657.5 Dependence of gate polysilicon resistance and temperature measurement sensitivity on ambient temperatures ΔT versus Joule power P at several am- bient temperature values T_A for samples in both fabrication technologies.677.8 Specific thermal resistance R_{th} versus temperature for different materials [113, 114, 115, 116, 117, 118].687.9 Extracted thermal resistance R_{th} seen from the gate as a function of the dissipated power for several T_A , 65 nm bulk CMOS [107].707.10 Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107].717.10 Calculated and measured ch	6.11	The comparison of the simulated with extracted SSEC (dashed lines) and	
W = 4.8 μm.526.12The extrapolations of H_{21} and U for three nMOS devices at 300 K and 6 K [81].536.13Schematic representation of the cryogenic noise measurement chain.596.14Schematic representation of the input chain with cryogenic attenuator.596.15Minimum DUT input noise temperature required for the condition of DUToutput power to be above the receiver noise level, for the nFET with $W = 2.4 \mu m$ [81][81].606.16Noise measurements of two transistor arrays at room temperature.[81]6.17Noise measurement at different temperatures for W = 9.6 μm transistor array617.1The principle schemes, showing four thermal paths of the n-type transistor, fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies.647.2Layout scheme of the measured samples.647.3Photo of the working area of the setup.647.4Dependence of gate polysilicon resistance and temperature measurement sensitivity on ambient temperatures ΔT versus Joule power P at several am- bient temperature such and incremental temperature ΔT versus V_{gs} for samples in both fabrication technologies.677.8Specific thermal resistance R_{th}^* versus temperature for different materials [113, 114, 115, 116, 117, 118].687.9Extracted thermal resistance R_{th}^* seen from the gate as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107].707.10Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm		measured (solid lines) scattering parameters data of the nMOS-FET array,	
 6.12 The extrapolations of H₂₁ and U for three nMOS devices at 300 K and 6 K [81]. 53 6.13 Schematic representation of the cryogenic noise measurement chain 59 6.14 Schematic representation of the input chain with cryogenic attenuator		W = 4.8 μ m	52
 6.13 Schematic representation of the cryogenic noise measurement chain 59 6.14 Schematic representation of the input chain with cryogenic attenuator 59 6.15 Minimum DUT input noise temperature required for the condition of DUT output power to be above the receiver noise level, for the nFET with W = 2.4 μm [81]	6.12	The extrapolations of H_{21} and U for three nMOS devices at 300 K and 6 K [81].	53
6.14 Schematic representation of the input chain with cryogenic attenuator 59 6.15 Minimum DUT input noise temperature required for the condition of DUT output power to be above the receiver noise level, for the nFET with $W = 2.4 \mu\text{m}$ [81]	6.13	Schematic representation of the cryogenic noise measurement chain.	59
6.15 Minimum DUT input noise temperature required for the condition of DUT output power to be above the receiver noise level, for the nFET with $W = 2.4 \mu\text{m}$ [81]	6.14	Schematic representation of the input chain with cryogenic attenuator.	59
output power to be above the receiver noise level, for the nFET with $W = 2.4 \mu\text{m}$ [81]	6.15	Minimum DUT input noise temperature required for the condition of DUT	
[81].606.16Noise measurements of two transistor arrays at room temperature. [81].616.17Noise measurement at different temperatures for W = 9.6 μm transistor array617.1The principle schemes, showing four thermal paths of the n-type transistor, fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies.647.2Layout scheme of the measured samples.647.3Photo of the working area of the setup.647.4Dependence of gate polysilicon resistance and temperature on voltage drop.657.5Dependence of gate polysilicon resistance and temperature measurement sensitivity on ambient temperature.667.6Measured I _{ds} - V _{gs} characteristics and incremental temperature ΔT versus V _{gs} for samples in both fabrication technologies.667.7Measured incremental temperatures ΔT versus Joule power P at several am- bient temperature values T _A for samples in both fabrication technologies.677.8Specific thermal resistance R [*] _{th} versus temperature for different materials [113, 114, 115, 116, 117, 118].687.9Extracted thermal resistance R [*] _{th} seen from the gate as a function of the dissipated power for several T _A , 65 nm bulk CMOS [107].707.11Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107].717.12Dependency of the thermal resistance R _{th} (linear regime), seen from the gate side, on drain-source voltage V _{ds} for several ambient temperatures T _A [107].71		output power to be above the receiver noise level, for the nFET with $W = 2.4 \mu m$	
6.16 Noise measurements of two transistor arrays at room temperature. [81]			60
6.16Noise measurement at different temperatures for $W = 9.6 \mu m$ transistor array [81].617.1The principle schemes, showing four thermal paths of the n-type transistor, fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies.647.2Layout scheme of the measured samples.647.3Photo of the working area of the setup.647.4Dependence of gate polysilicon resistance and temperature on voltage drop.657.5Dependence of gate polysilicon resistance and temperature measurement sensitivity on ambient temperature.667.6Measured $I_{ds} - V_{gs}$ characteristics and incremental temperature ΔT versus V_{gs} for samples in both fabrication technologies.667.7Measured incremental temperatures ΔT versus Joule power P at several am- bient temperature values T_A for samples in both fabrication technologies.677.8Specific thermal resistance R_{th}^* versus temperature for different materials [113, 114, 115, 116, 117, 118].707.10Calculated and measured channel temperature increase as a function of the dissipated power for several T_A , 65 nm bulk CMOS [107].707.11Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107].717.12Dependency of the thermal resistance R_{th} (linear regime), seen from the gate side, on drain-source voltage V_{ds} for several ambient temperatures T_A [107].71	6 1 6	Noise measurements of two transistor arrays at room temperature [81]	61
[81]	6.17	Noise measurements of two transition arrays at room temperature. [01]. \therefore	01
[31]11017.1The principle schemes, showing four thermal paths of the n-type transistor, fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies.647.2Layout scheme of the measured samples.647.3Photo of the working area of the setup.647.4Dependence of gate polysilicon resistance and temperature on voltage drop.657.5Dependence of gate polysilicon resistance and temperature measurement sensitivity on ambient temperature.667.6Measured $I_{ds} - V_{gs}$ characteristics and incremental temperature ΔT versus V_{gs} for samples in both fabrication technologies.667.7Measured incremental temperatures ΔT versus Joule power P at several am- bient temperature values T_A for samples in both fabrication technologies.677.8Specific thermal resistance R_{th}^* versus temperature for different materials [113, 114, 115, 116, 117, 118].707.10Calculated and measured channel temperature increase as a function of the dissipated power for several T_A , 65 nm bulk CMOS [107].707.11Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107].717.12Dependency of the thermal resistance R_{th} for several ambient corease as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107].71	0.17	[21]	61
7.1The principle schemes, showing four thermal paths of the n-type transistor, fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies.647.2Layout scheme of the measured samples.647.3Photo of the working area of the setup.647.4Dependence of gate polysilicon resistance and temperature on voltage drop.657.5Dependence of gate polysilicon resistance and temperature measurement sensitivity on ambient temperature.667.6Measured $I_{ds} - V_{gs}$ characteristics and incremental temperature ΔT versus V_{gs} for samples in both fabrication technologies.667.7Measured incremental temperatures ΔT versus Joule power P at several am- bient temperature values T_A for samples in both fabrication technologies.677.8Specific thermal resistance R_{th}^* versus temperature for different materials [113, 114, 115, 116, 117, 118].707.10Calculated and measured channel temperature increase as a function of the dissipated power for several T_A , 65 nm bulk CMOS [107].707.11Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107].717.12Dependency of the thermal resistance R_{th} for several ambient corease as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107].71		[01]	01
fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies. 64 7.2 Layout scheme of the measured samples	7.1	The principle schemes, showing four thermal paths of the n-type transistor,	
 7.2 Layout scheme of the measured samples		fabricated in 65 nm bulk CMOS (left) and 22 nm FD-SOI (right) technologies.	64
 Photo of the working area of the setup. 7.3 Photo of the working area of the setup. 7.4 Dependence of gate polysilicon resistance and temperature on voltage drop. 7.5 Dependence of gate polysilicon resistance and temperature measurement sensitivity on ambient temperature. 7.6 Measured I_{ds} - V_{gs} characteristics and incremental temperature ΔT versus V_{gs} for samples in both fabrication technologies. 7.7 Measured incremental temperatures ΔT versus Joule power P at several ambient temperature values T_A for samples in both fabrication technologies. 7.8 Specific thermal resistance R[*]_{th} versus temperature for different materials [113, 114, 115, 116, 117, 118]. 7.9 Extracted thermal resistance R_{th} seen from the gate as a function of the temperature T_M measured at the gate, 65 nm bulk CMOS [107]. 70 7.10 Calculated and measured channel temperature increase as a function of the dissipated power for several T_A, 65 nm bulk CMOS [107]. 70 71.1 Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107]. 71.2 Dependency of the thermal resistance R_{th} (linear regime), seen from the gate side, on drain-source voltage V_{ds} for several ambient temperatures T_A [107]. 	7.2	Lavout scheme of the measured samples	64
 7.4 Dependence of gate polysilicon resistance and temperature on voltage drop. 7.5 Dependence of gate polysilicon resistance and temperature measurement sensitivity on ambient temperature	73	Photo of the working area of the setup	64
 7.4 Dependence of gate polysition resistance and temperature on vonage drop. 7.5 Dependence of gate polysition resistance and temperature on vonage drop. 7.6 Measured I_{ds} - V_{gs} characteristics and incremental temperature ΔT versus V_{gs} for samples in both fabrication technologies. 7.6 Measured incremental temperatures ΔT versus Joule power P at several ambient temperature values T_A for samples in both fabrication technologies. 7.8 Specific thermal resistance R[*]_{th} versus temperature for different materials [113, 114, 115, 116, 117, 118]. 7.9 Extracted thermal resistance Rth seen from the gate as a function of the temperature T_M measured at the gate, 65 nm bulk CMOS [107]. 70 7.10 Calculated and measured channel temperature increase as a function of the dissipated power for several T_A, 65 nm bulk CMOS [107]. 70 7.11 Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107]. 71 712 Dependency of the thermal resistance R_{th} (linear regime), seen from the gate side, on drain-source voltage V_{ds} for several ambient temperatures T_A [107]. 	74	Dependence of gate polycilicon resistance and temperature on voltage drop	65
 7.5 Dependence of gate poryshieon resistance and temperature inclustifient is sensitivity on ambient temperature	7.5	Dependence of gate polysilicon resistance and temperature on voltage drop.	05
 7.6 Measured I_{ds} - V_{gs} characteristics and incremental temperature ΔT versus V_{gs} for samples in both fabrication technologies	7.5	sensitivity on ambient temperature	66
 7.6 Measured <i>I</i>_{ds} - <i>v</i>_{gs} characteristics and incremental temperature <i>ΔT</i> versus <i>v</i>_{gs} for samples in both fabrication technologies	76	Magning L. V. sharestoristics and incremental temperature AT versus V	00
 107 samples in both labrication technologies	7.0	Measured $I_{ds} = V_{gs}$ characteristics and incremental temperature ΔT versus V_{gs}	
 7.7 Measured incremental temperatures Δ<i>I</i> versus joule power <i>P</i> at several ambient temperature values <i>T_A</i> for samples in both fabrication technologies 67 7.8 Specific thermal resistance <i>Rth</i> versus temperature for different materials [113, 114, 115, 116, 117, 118]			00
 bient temperature values I_A for samples in both fabrication technologies 67 7.8 Specific thermal resistance R[*]_{th} versus temperature for different materials [113, 114, 115, 116, 117, 118]	7.7	Measured incremental temperatures ΔI versus Joule power P at several am-	
 7.8 Specific thermal resistance R[*]_{th} versus temperature for different materials [113, 114, 115, 116, 117, 118]. 7.9 Extracted thermal resistance R_{th} seen from the gate as a function of the temperature T_M measured at the gate, 65 nm bulk CMOS [107]. 70 Calculated and measured channel temperature increase as a function of the dissipated power for several T_A, 65 nm bulk CMOS [107]. 70 7.10 Calculated and measured channel temperature increase as a function of the dissipated power for several T_A, 65 nm bulk CMOS [107]. 71 Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107]. 71 Dependency of the thermal resistance R_{th} (linear regime), seen from the gate side, on drain-source voltage V_{ds} for several ambient temperatures T_A [107]. 		bient temperature values T_A for samples in both fabrication technologies	67
 114, 115, 116, 117, 118]. Extracted thermal resistance <i>R_{th}</i> seen from the gate as a function of the temperature <i>T_M</i> measured at the gate, 65 nm bulk CMOS [107]. Calculated and measured channel temperature increase as a function of the dissipated power for several <i>T_A</i>, 65 nm bulk CMOS [107]. Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107]. Dependency of the thermal resistance <i>R_{th}</i> (linear regime), seen from the gate side, on drain-source voltage <i>V_{ds}</i> for several ambient temperatures <i>T_A</i> [107]. 	7.8	Specific thermal resistance R_{th}^* versus temperature for different materials [113,	
 7.9 Extracted thermal resistance <i>R_{th}</i> seen from the gate as a function of the temperature <i>T_M</i> measured at the gate, 65 nm bulk CMOS [107]		114, 115, 116, 117, 118]	68
 perature T_M measured at the gate, 65 nm bulk CMOS [107]	7.9	Extracted thermal resistance R_{th} seen from the gate as a function of the tem-	
 7.10 Calculated and measured channel temperature increase as a function of the dissipated power for several <i>T_A</i>, 65 nm bulk CMOS [107]		perature T_M measured at the gate, 65 nm bulk CMOS [107]	70
 dissipated power for several T_A, 65 nm bulk CMOS [107]	7.10	Calculated and measured channel temperature increase as a function of the	
 7.11 Calculated and measured channel temperature increase as a function of the dissipated power at different bias conditions, 65 nm bulk CMOS [107] 71 7.12 Dependency of the thermal resistance <i>R</i>_{th} (linear regime), seen from the gate side, on drain-source voltage <i>V</i>_{ds} for several ambient temperatures <i>T</i>_A [107] 71 		dissipated power for several T_A , 65 nm bulk CMOS [107]	70
dissipated power at different bias conditions, 65 nm bulk CMOS [107] 71 7.12 Dependency of the thermal resistance R_{th} (linear regime), seen from the gate side, on drain-source voltage V_{ds} for several ambient temperatures T_A [107] 71	7.11	Calculated and measured channel temperature increase as a function of the	
7.12 Dependency of the thermal resistance R_{th} (linear regime), seen from the gate side, on drain-source voltage V_{ds} for several ambient temperatures T_A [107]. 71			
side, on drain-source voltage V_{ds} for several ambient temperatures T_A [107]. 71		dissipated power at different bias conditions, 65 nm bulk CMOS [107]	71
	7.12	dissipated power at different bias conditions, 65 nm bulk CMOS [107] Dependency of the thermal resistance R_{th} (linear regime), seen from the gate	71

7.13	Extracted thermal resistance R_{th} seen from the gate as a function of the tem-	
	perature T_M measured at the gate, 22 nm FD-SOI	72
7.14	Calculated and measured channel temperature increase as a function of the	
	dissipated power for several T_A , 22 nm FD-SOI	72
7.15	Simplified temperature distribution scheme.	74
7.16	Modeled dependence of temperature versus distance from the hotspot	75
7.17	Measured incremental temperatures ΔT of one structure versus Joule power	
	<i>P</i> , produced by other structures on the chip	76
7.18	Measured incremental temperatures ΔT versus Joule power <i>P</i> for the same	
	65 nm structure, mounted by two types of glue.	76

Information Band / Volume 93 ISBN 978-3-95806-687-8



Mitglied der Helmholtz-Gemeinschaft