




Modelling, implementation and characterization of a Bias-DAC in CMOS as a building block for scalable cryogenic control electronics for future quantum computers

Patrick Norbert Vliex

Information

Band / Volume 74

ISBN 978-3-95806-588-8

Forschungszentrum Jülich GmbH
Zentralinstitut für Engineering, Elektronik und Analytik (ZEA)
Systeme der Elektronik (ZEA-2)

Modelling, implementation and characterization of a Bias-DAC in CMOS as a building block for scalable cryogenic control electronics for future quantum computers

Patrick Norbert Vliex

Contents

Acknowledgement	i
Abstract	iii
List of Figures	vii
List of Tables	xi
Acronyms	xiii
1 Introduction	1
1.1 Motivation	1
1.2 Structure of this work	2
2 Application and Qubit Fundamentals	3
2.1 Quantum Bits	3
2.1.1 Dirac Notation	4
2.1.2 Bloch Sphere	5
2.1.3 Quantum Computation	6
2.2 Quantum Gates	7
2.2.1 Fidelity for Quantum States	9
2.3 Overview of Qubit Topologies	10
2.3.1 Trapped Ion Qubits	10
2.3.2 Superconducting Qubits	11
2.3.3 Spin Qubits	12
2.4 Cryogenic Electronics	17
2.4.1 Cryogenic CMOS	18
2.4.2 State of the Art	21
3 System Overview	25
3.1 Local Cryogenic Control Electronics	25
3.2 Bias-DAC Requirements	28
3.3 Power Budget	29
3.4 Low Noise	31
3.5 Scaling Opportunities	34
3.6 Supply and Reference Voltage Noise	34
4 Bandgap and Linear Regulator	37
4.1 Bandgap	38
4.2 Linear Regulator	42

5	Bias-DAC	49
5.1	Topology	49
5.2	Iterative Charging	52
5.3	Reference Voltage Coarse Tuning	57
5.4	Digital control, timing and memory	60
5.5	Auxiliary Measurement Circuitry	62
5.5.1	Amplifier	62
5.5.2	$\Sigma\Delta$ -Modulator	66
6	Measurement	73
6.1	Measurement Setup	73
6.2	Bandgap	74
6.3	Linear Regulator	82
6.4	OpAmp and Unity Gain Buffer	86
6.5	$\Sigma\Delta$ Modulator	91
6.5.1	Window Comparator	93
6.6	Bias-DAC	94
7	Discussion and Outlook	105
8	Summary	107
	Bibliography	xv
	Curriculum Vitae	xxv
	Publications and Conferences	xxvii

Information
Band / Volume 74
ISBN 978-3-95806-588-8