


Investigation of switching mechanism in Ta_2O_5 -based ReRAM devices

Wonjoo Kim



Forschungszentrum Jülich GmbH
Peter Grünberg Institute (PGI)
Electronic Materials (PGI-7)

Investigation of switching mechanism in Ta₂O₅-based ReRAM devices

Wonjoo Kim

Schriften des Forschungszentrums Jülich
Reihe Information / Information

Band / Volume 50

ISSN 1866-1777

ISBN 978-3-95806-261-0

Contents

1	Introduction	3
1.1	Scope of this work	4
2	Principles of Resistive Random Access Memory (ReRAM)	7
2.1	Redox-based resistive memory	8
2.1.1	Valence change memory: VCM	8
2.1.2	Electrochemical metallization memory: ECM	10
2.1.3	Thermochemical Memory: TCM	12
3	Development of Ta₂O₅ switching oxide	13
3.1	Effects of RF sputtering power in Ta ₂ O ₅ switching oxide	13
3.1.1	Device Fabrication	14
3.1.2	R_{initial} , V_{FORM} and 1 st reset current	15
3.1.3	$V_{\text{RESET-STOP}}$ Effects on Device Performance	17
3.1.4	I_{CC} Effects on Device Performance	21
3.1.5	Multi-Level-Cell (MLC) Realization	22
3.1.6	Endurance and Retention of RF40% sputtered ReRAM Device	26
3.1.7	Summary of this section	26
3.2	Ta ₂ O ₅ Switching Layer Thickness Effect	27
3.2.1	Device Fabrication	27
3.2.2	R_{initial} and V_{FORM}	28
3.2.3	$V_{\text{RESET-STOP}}$ Effects on Device Performance	30
3.2.4	I_{CC} Effects on Device Performance	34
3.2.5	Data Retention Comparison at 125°C	35
3.2.6	Summary of this section	35

3.3	Bi-layer (Ta_2O_5/TaO_x) ReRAM Device	37
3.3.1	Device Fabrication	37
3.3.2	R_{initial} and V_{FORM}	39
3.3.3	$V_{\text{RESET-STOP}}$ Effects on Device Performance	40
3.3.4	I_{CC} Effects on Device Performance	41
3.3.5	Retention Comparison at 125°C	45
3.3.6	Summary of this section	45
3.4	Conclusion of this chapter	46
4	Ohmic electrode for Ta_2O_5 ReRAM	47
4.1	Role of ohmic electrodes (Ta, W, Hf, Ti)	47
4.1.1	Fabrication	50
4.1.2	V_O defect formation energies and V_{FORM}	51
4.1.3	V_O defect formation energies and early RESET failures .	52
4.1.4	RESET process ($V_{\text{RESET-STOP}}$ vs. R_{OFF})	53
4.1.5	SET performance	56
4.1.6	Theoretical explanation	57
4.1.7	Endurance and retention	61
4.1.8	3-Bit Multi-Level-Cell with W-OE	61
4.1.9	Summary of this section	62
4.2	Role of Ta-OE thickness	63
4.2.1	Device fabrication	63
4.2.2	Forming voltage	64
4.2.3	Current compliance effect	65
4.2.4	$V_{\text{RESET-STOP}}$ effect	67
4.2.5	Data retention time	68
4.2.6	Summary of this section	68
4.3	Conclusion of this chapter	69
5	Forming Free ReRAM Device	71
5.1	Stack engineering of Ta_2O_5 ReRAM for V_{FORM} lowering	71
5.1.1	Thickness reduction: Ta-OE vs. Ta_2O_5	71
5.1.2	Device performance: Ta_2O_5 thickness reduction	72
5.2	Lowering V_{FORM} with RTA process	73
5.2.1	Electrical characteristics	75

5.2.2	RESET behaviors	75
5.2.3	Effects of I_{CC}	76
5.2.4	Endurance and retention	77
5.2.5	Summary of this section	78
5.3	Forming-free ReRAM devices	78
5.3.1	Device fabrication with O ₂ IIP	79
5.3.2	Reactive PVD-Ta ₂ O ₅ ReRAM device: forming behavior .	81
5.3.3	Reactive PVD-Ta ₂ O ₅ ReRAM device: I_{CC} and V_{RESET} effects	83
5.3.4	Reactive PVD-Ta ₂ O ₅ ReRAM device: endurance and retention	85
5.3.5	Plasma enhanced ALD-HfO ₂ ReRAM device: forming behavior	86
5.3.6	Plasma enhanced ALD-HfO ₂ ReRAM device: R_{OFF}/R_{ON} and V_{SET} at $I_{CC} = 50\mu A$	88
5.3.7	Physical effect of O ₂ IIP	89
5.3.8	Forming-free with N ₂ IIP	90
5.3.9	Summary of this section	91
5.4	Conclusion of this chapter	91
6	MOSFET-ReRAM Integration	93
6.1	Device Fabrication in 1T-1R	93
6.2	<i>I-V</i> Characteristics of ReRAM	95
6.3	AC Non-Linearity (AC-NL) Analysis	97
6.3.1	Definition of NL	97
6.3.2	AC-NL Measurement	98
6.4	Conclusion of this chapter	100
7	Resistor logic: Ternary Arithmetic	101
7.1	Concept of Modular Arithmetic	101
7.2	Device Fabrication	103
7.3	Basic ReRAM Funcitonality	104
7.4	Development of modular arithmetic working principle	106
7.5	Proof-of-concept	108
7.6	Schematics of Operation and Truth Table	110

7.7	Discussion	112
7.8	Conclusion of this chapter	114
7.9	Supplementary	114
8	Conclusions	119
8.1	Development of Ta ₂ O ₅ switching oxide	119
8.2	Ohmic electrode for Ta ₂ O ₅ ReRAM	120
8.3	Forming free ReRAM device	120
8.4	MOSFET-ReRAM integration	121
8.5	Resistor logic: ternary arithmetic	121
8.6	Outlook	122
	Bibliography	138

**Information
Band / Volume 50
ISBN 978-3-95806-261-0**

