


Gate-All-Around Silicon Nanowire Tunnel FETs for Low Power Applications

Gia Vinh Luong



Forschungszentrum Jülich GmbH
Peter Grünberg Institute
Semiconductor Nanoelectronics (PGI-9)

Gate-All-Around Silicon Nanowire Tunnel FETs for Low Power Applications

Gia Vinh Luong

Schriften des Forschungszentrums Jülich
Reihe Schlüsseltechnologien / Key Technologies

Band / Volume 154

ISSN 1866-1807

ISBN 978-3-95806-259-7

Content

1. Introduction	1
2. Theoretical background	5
2.1 MOSFET operation.....	5
2.1.2 Subthreshold characteristics.....	7
2.2 Tunnel FETs.....	9
2.2.1 Band-to-Band tunneling.....	10
2.2.2 Subthreshold characteristics of TFETs	13
2.3 Ambipolar switching behavior in TFETs.....	14
2.4 Trap assisted tunneling.....	16
2.5 Phonon assisted tunneling.....	17
2.6 Shockley-Read-Hall recombination/generation.....	18
2.7 Output characteristics	20
2.7.1 MOSFETs.....	20
2.7.2 TFETs.....	21
3 Design aspects to improve Si-TFET performance.....	23
3.1 Strained Si	25
3.1.1 Introducing high uniaxial strain in NW-array structures.....	30
3.2 High- k and metal gate stack.....	32
3.2.1 Gate stack characterization based on TiN and HfO ₂	34
3.3 Multi Gate structure	36
3.4 Steep tunneling junction with implantation into silicide.....	38
3.4.1 Formation of thin epitaxial NiSi ₂	38
3.4.2 Implantation into NiSi ₂	41
3.5 Summary.....	45
4. Strained Si nanowire TFETs.....	47
4.1 Device Fabrication.....	47
4.2 Electrical characterization of sSi GAA NW TFETs.....	53

4.3 Pulsed <i>I-V</i> measurements	59
4.4 Temperature dependent <i>I-V</i> measurements.....	65
4.4.1 Bandgap estimation from SRH current	69
4.4.2 Trap level estimation.....	71
4.5 Density of interface states.....	72
4.6 Conclusion	75
5. Inverters with complementary TFETs	79
5.1 Working principle of CMOS inverters.....	80
5.2 Inverter based on sSi NW GAA CTFETs.....	83
5.2.1 CTFET inverter characterization	84
5.3 Suppression of the ambipolar behavior in NW GAA CTFETs	90
5.3.1 Fabrication CTFETs with gate-drain underlap.....	90
5.3.2 <i>I-V</i> characteristics of TFETs with gate-drain underlap	91
5.3.3 CTFET inverter characteristics with suppressed ambipolar behavior..	94
5.4 Conclusion	96
6 CTFET half-SRAM	99
6.1 6T-SRAM principle.....	100
6.2 HSRAM design with CTFETs	103
6.3 Single device characterization	105
6.4 Static performance of CTFET HSRAM	106
6.5 Conclusion	109
7 Summary and Outlook	111
Bibliography.....	115
List of Publications	131
Acknowledgment	135