

## Strained Silicon and Silicon-Germanium Nanowire Tunnel FETs and Inverters

Simon Richter

Forschungszentrum Jülich GmbH  
Peter Grünberg Institute (PGI)  
Semiconductor Nanoelectronics (PGI-9)

# **Strained Silicon and Silicon-Germanium Nanowire Tunnel FETs and Inverters**

Simon Richter

Schriften des Forschungszentrums Jülich  
Reihe Information / Information

Band / Volume 40

---

ISSN 1866-1777


ISBN 978-3-95806-002-9

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
<b>2</b>	<b>Theoretical Background</b>	<b>5</b>
2.1	Power Consumption in Integrated Circuits . . . . .	5
2.2	MOSFET . . . . .	6
2.2.1	Subthreshold Characteristics . . . . .	6
2.3	Tunnel Field-Effect Transistor . . . . .	7
2.3.1	Band-to-Band Tunneling . . . . .	8
2.3.2	Subthreshold Characteristics . . . . .	10
2.3.3	Ambipolarity . . . . .	11
2.3.4	Trap Assisted Tunneling . . . . .	12
2.3.5	Phonon-Absorption Assisted Tunneling . . . . .	12
2.3.6	Shockley-Read-Hall Recombination . . . . .	13
2.3.7	Drain Induced Barrier Thinning . . . . .	14
2.4	TFET Design Considerations . . . . .	15
2.4.1	Multi-Gate Structures . . . . .	15
2.4.2	High- $\kappa$ Gate Dielectrics . . . . .	17
2.4.3	Density of Interface and Oxide States . . . . .	17
<b>3</b>	<b>Strained SOI Nanowire TFET</b>	<b>21</b>
3.1	Device Fabrication . . . . .	21
3.2	Uniaxial NW Strain . . . . .	25
3.3	Current-Voltage Characteristics of NW TFET and MOSFET . . . . .	26
3.4	TFET Performance . . . . .	31
3.4.1	NW Cross-section and Gate Length . . . . .	32
3.4.2	Doping Profiles . . . . .	34
3.4.3	Hot Carrier Effects in Tunnel Junctions . . . . .	36
3.5	Low Temperature I-V Characteristics . . . . .	38
3.6	Conclusion . . . . .	42

<b>4 SiGe Homostructure NW TFET</b>	<b>43</b>
4.1 Strained SiGe on SOI Substrate . . . . .	43
4.2 SiGe on SOI NW TFET Fabrication . . . . .	44
4.3 High- $\kappa$ /Metal Gate Stack on SiGe . . . . .	46
4.4 Density of Interface States . . . . .	47
4.5 I-V Characterization . . . . .	49
4.6 Temperature Dependent Measurements . . . . .	51
4.6.1 Trap Assisted Tunneling . . . . .	51
4.6.2 Band Gap Extraction from SRH Current . . . . .	51
4.7 Conclusion . . . . .	54
<b>5 SiGe/Si Heterostructure NW TFET</b>	<b>55</b>
5.1 Heterostructure TFET Concept . . . . .	55
5.2 Substrate and Device Structure . . . . .	57
5.3 Device Fabrication . . . . .	59
5.4 Device Characterization . . . . .	60
5.4.1 Transfer and Output Characteristics . . . . .	60
5.4.2 Increased Tunnel-Junction Area . . . . .	62
5.4.3 Temperature Dependence . . . . .	63
5.4.4 Reduction of Ambipolarity . . . . .	64
5.5 Device Simulation . . . . .	65
5.5.1 TCAD Sentaurus . . . . .	65
5.5.2 Point and Line Tunneling . . . . .	65
5.6 Conclusion . . . . .	69
<b>6 Logic Application</b>	<b>71</b>
6.1 The Inverter . . . . .	71
6.2 Voltage Transfer Characteristics . . . . .	74
6.2.1 MOSFET Inverter . . . . .	74
6.2.2 TFET Inverter . . . . .	76
6.3 Inverter Supply Current . . . . .	77
6.4 Emulated Heterostructure TFET Inverter . . . . .	79
6.5 Conclusion . . . . .	82
<b>7 Low Frequency Noise</b>	<b>85</b>
7.1 Measurement Setup . . . . .	85
7.2 LFN Measurements . . . . .	86
7.2.1 MOSFET . . . . .	87
7.2.2 TFET . . . . .	89

7.2.3 In-situ Doped Tunnel Junction . . . . .	93
7.3 Literature Comparison . . . . .	95
7.4 Conclusion . . . . .	95
<b>8 Conclusion and Outlook</b>	<b>97</b>
<b>Bibliography</b>	<b>100</b>
<b>List of Publications</b>	<b>110</b>
<b>Curriculum Vitae</b>	<b>115</b>
<b>Acknowledgments</b>	<b>116</b>



**Information / Information  
Band / Volume 40  
ISBN 978-3-95806-002-9**

