



Parallelisation potential of image segmentation in hierarchical island structures on hardware-accelerated platforms in real-time applications

Sergey Suslov

Forschungszentrum Jülich GmbH
Zentralinstitut für Engineering, Elektronik und Analytik (ZEA)
Systeme der Elektronik (ZEA-2)

Parallelisation potential of image segmentation in hierarchical island structures on hardware- accelerated platforms in real-time applications

Sergey Suslov

Schriften des Forschungszentrums Jülich
Reihe Information / Information

Band / Volume 30

ISSN 1866-1777

ISBN 978-3-89336-914-0

Table of Contents

1 Introduction.....	1
2 Fundamentals and research background.....	7
2.1 Segmentation in image processing.....	7
2.1.1 Overview on segmentation methods.....	7
2.1.2 Grey Scale Code method.....	9
2.2 Digital platforms.....	11
2.2.1 Algorithm implementation.....	13
2.2.2 Devices with configurable structure.....	14
2.2.2.1 Simple programmable logic devices.....	15
2.2.2.2 Complex programmable logic devices.....	15
2.2.2.3 Application-specific integration circuits.....	16
2.2.2.4 Field-programmable gate arrays.....	18
2.2.2.5 Virtex II Pro architecture.....	20
2.2.3 Graphics processing units.....	21
2.2.3.1 Graphic pipeline.....	21
2.2.3.2 Peculiarities of graphics processing organisation.....	23
2.2.3.3 Modern GPU architecture.....	24
2.2.3.4 GPU computing.....	27
3 Methodology.....	29
3.1 FPGA-system design methodology.....	29
3.1.1 General system design concept	30
3.1.1.1 Spiral approach to system development.....	30

3.1.1.2 Three-phase view on system design process.....	31
3.1.2 Modelling.....	32
3.1.2.1 Static and dynamic models.....	32
3.1.2.2 Model accuracy.....	33
3.1.2.3 Partial model refinement.....	34
3.1.2.4 Transaction-level modeling.....	34
3.1.2.5 Modelling analysis.....	35
3.1.3 Implementation.....	36
3.1.3.1 Register transfer level	37
3.1.3.2 Language-based description.....	37
3.1.3.3 Component reuse.....	38
3.1.4 Verification.....	38
3.1.4.1 Functional verification.....	38
3.1.4.2 Timing verification.....	45
3.2 GPU implementation optimisation.....	45
3.2.1 Global memory throughput optimisation.....	46
3.2.2 Shared memory.....	47
3.2.3 Dynamic branching.....	48
4 Hardware implementation.....	49
4.1 Functional analysis.....	49
4.1.1 Reference software implementation.....	49
4.1.1.1 Data structure.....	49
4.1.1.2 Implementation of the different GSC phases.....	50
4.1.2 Study premises.....	53
4.1.3 Algorithm analysis for computation parallelism.....	53
4.1.4 Data organisation.....	58
4.1.5 Functional executable model.....	59
4.2 Architectural model.....	59
4.2.1 Computation platform.....	59
4.2.2 Hardware data-structure layout.....	60
4.2.3 Data-stream model.....	63
4.2.3.1 Linking.....	64
4.2.3.2 Coding.....	68
4.2.3.3 Downpropagation and result image generation.....	69

4.2.3.4 Performance improvement strategies.....	72
4.2.4 Application memory space mapping.....	78
4.2.5 Architectural executable model.....	79
4.2.5.1 Coding algorithm.....	79
4.2.5.2 Linking algorithm.....	82
4.2.5.3 Overlap-list creation algorithm.....	86
4.2.5.4 Downpropagation process.....	88
4.2.5.5 Simulation results.....	89
4.2.6 Preimplementation resource estimation model.....	91
4.2.7 On-Chip infrastructure.....	92
4.2.8 Clock domains.....	95
4.3 Interface and communication model.....	95
4.3.1 System Interfaces.....	95
4.3.2 System network traffic and data buffering scheme.....	97
4.3.3 Interface temporal logic and bus functional executable models.....	98
4.3.4 Modelling results.....	99
4.4 Register-transfer level implementation.....	103
4.4.1 Application-specific blocks.....	105
4.4.1.1 Coding Unit.....	105
4.4.1.2 Linking Unit.....	105
4.4.1.3 Labelling Processors.....	108
4.4.2 On-Chip system infrastructure.....	112
4.4.2.1 Expansion Board Interface Unit.....	112
4.4.2.2 Switch Matrix.....	113
4.4.2.3 Memory peripheral controllers.....	113
4.4.3 Low-level verification aspects.....	113
4.4.4 System-on-Chip synthesis and layout summary.....	115
5 GPU implementation.....	117
5.1 Overview.....	117
5.1.1 Function partitioning.....	117
5.1.2 Global memory data-structure layout.....	118
5.1.3 General optimisation strategies.....	121
5.2 Kernels' implementation.....	122
5.2.1 Region coding.....	122

5.2.2 Overlap-list creation.....	128
5.2.3 Linking kernel implementation.....	133
5.2.4 Downpropagation and result generation.....	139
6 Results comparison.....	143
6.1 Application performance and dataset scalability.....	143
6.2 Comparison of application development factors.....	146
6.2.1 Implementation efforts.....	146
6.2.2 Functional modifiability.....	148
7 Summary.....	151
8 Conclusions and outlook.....	157
8.1 Conclusions.....	157
8.2 Outlook.....	159
8.2.1 Performance on prospective FPGA and GPU platforms.....	159
8.2.2 Future work.....	162
A Appendix.....	165
A.1 Virtex II Pro architecture elements.....	165
A.1.1 Input/Output blocks.....	165
A.1.2 Logic resources.....	165
A.1.3 Clocking resources.....	167
A.1.4 Interconnection system.....	167
A.2 Implementation calculations.....	169
A.2.1 Overlap-list rationales.....	169
A.2.2 Average region feature calculation error for sequential linking	169
A.3 Traffic model.....	170
A.4 HW-GSC profiling statistics.....	173
A.5 Hardware resource model.....	187
A.6 Labelling Processor cache efficiency.....	196
A.7 Interface descriptions.....	197
A.7.1 ZBT controller core interface.....	197
A.7.2 Switch Matrix interface.....	199
Bibliography.....	201



Information/Information
Band / Volume 30
ISBN 978-3-89336-914-0

 **JÜLICH**
FORSCHUNGSZENTRUM