



## Characterization, integration and reliability of $\text{HfO}_2$ and $\text{LaLuO}_3$ high- $\kappa$ /metal gate stacks for CMOS applications

Alexander Nichau

Forschungszentrum Jülich GmbH  
Peter Grünberg Institute (PGI)  
Semiconductor Nanoelectronics (PGI-9)

# **Characterization, integration and reliability of HfO<sub>2</sub> and LaLuO<sub>3</sub> high-κ/metal gate stacks for CMOS applications**

Alexander Nichau

Schriften des Forschungszentrums Jülich  
Reihe Information / Information

Band / Volume 28

---

ISSN 1866-1777

ISBN 978-3-89336-898-3

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
<b>2</b>	<b>High-<math>\kappa</math>/metal gate stacks for scaled CMOS</b>	<b>3</b>
2.1	The Metal-Insulator-Semiconductor (MIS) gate stack	3
2.1.1	Classical MIS capacitance	3
2.1.2	The silicon MOS capacitor	3
2.1.3	From quantum mechanical contribution to Equivalent Oxide Thickness (EOT)	5
2.1.4	Leakage current mechanisms in high- $\kappa$ gate stacks	6
2.2	Scaling of MOSFETs	8
2.2.1	Introduction of high- $\kappa$ /metal gate stacks	9
2.3	Introduction to CMOS Processing	10
2.3.1	Gate-First and Metal-Inserted Poly-Silicon (MIPS) processes	10
2.3.2	Gate-last and replacement gate processes	10
<b>3</b>	<b>Studies of temperature effects in gate stacks</b>	<b>13</b>
3.1	Thermodynamic approach	13
3.1.1	Gibbs free energy change and Sanderson's group electronegativity	13
3.1.2	High- $\kappa$ materials in contact with Si	14
3.1.3	TiN as metal gate on Si/HfO <sub>2</sub>	16
3.1.4	TaN as metal gate on Si/HfO <sub>2</sub>	17
3.1.5	Increased scavenging by TiN-nanolaminates	19
3.1.6	Summary	22
3.2	Spectroscopic study of LaLuO <sub>3</sub> gate stack interface reactions	23
3.2.1	X-ray photoemission spectroscopy	23
3.2.2	Hard X-ray photoemission spectroscopy	24
3.2.3	Effective attenuation length in LaLuO <sub>3</sub> for hard X-rays	25
3.2.4	Thermal stability of the TiN/LaLuO <sub>3</sub> gate stack	31
3.2.5	LaLuO <sub>3</sub> integration on Ge	51
3.2.6	Summary	54

3.3	Further EOT scaling concepts .....	57
3.3.1	Use of thinner high- $\kappa$ dielectric .....	57
3.3.2	Use of higher- $\kappa$ dielectrics .....	57
3.3.3	Use of thinner SiO <sub>2</sub> interfacial layer .....	59
3.3.4	Thin TiN metal gates .....	62
3.3.5	Doped TiN.....	67
3.3.6	Summary .....	77
<b>4</b>	<b>Integration of high-<math>\kappa</math>/metal gate stacks into MOSFETs .....</b>	<b>79</b>
4.1	Optimization of TiN as gate electrode for the integration with LaLuO <sub>3</sub> and HfO <sub>2</sub> .....	79
4.1.1	Oxygen barrier layers on TiN .....	83
4.1.2	Film stress measurements on TiN.....	86
4.1.3	Boron penetration and effective work function in MIPS gate stacks with TiN .....	88
4.1.4	TiN as metal diffusion barrier .....	93
4.1.5	Summary .....	95
4.2	Device integration of LaLuO <sub>3</sub> and HfO <sub>2</sub> .....	96
4.2.1	Device fabrication .....	96
4.2.2	Device results .....	97
4.2.3	Summary .....	104
<b>5</b>	<b>Oxide quality and reliability in high-<math>\kappa</math>/metal gate stacks .....</b>	<b>107</b>
5.1	Investigation of oxide traps in high- $\kappa$ /metal gate stacks .....	107
5.1.1	Introduction to charge-pumping .....	108
5.1.2	Device fabrication and data extraction .....	111
5.1.3	Impact of interface states on mobility measured by charge pumping.....	112
5.1.4	Origin of mobility reduction .....	117
5.1.5	Summary .....	121
5.2	TDDDB reliability of advanced FinFET devices .....	122
5.2.1	TDDDB reliability of HfO <sub>2</sub> /TiN on Si-FinFETs.....	124
5.2.2	The correct determination of the SBD information .....	136
5.2.3	SILC slope for SBD determination in short-channel MOSFETs .....	136
5.2.4	Outlook on test time optimization .....	138
5.2.5	Summary .....	148
<b>6</b>	<b>Conclusion .....</b>	<b>153</b>
<b>A</b>	<b>MIPS Fabrication Scheme for LaLuO<sub>3</sub>/TiN Gate Stacks .....</b>	<b>155</b>
<b>B</b>	<b>Etch-Back Process for SiO<sub>2</sub> .....</b>	<b>159</b>
<b>C</b>	<b>Publications .....</b>	<b>161</b>

Contents	xi
<b>D Glossary .....</b>	165
References .....	167

