

# Contents

<b>Chapter 1</b> <b>Introduction</b>	<b>1</b>
<b>Chapter 2</b> <b>Theory of the Tunnel-FET</b>	<b>5</b>
2.1. The MOSFET . . . . .	5
2.1.1. Overview . . . . .	5
2.1.2. The MOS-Capacitor . . . . .	5
2.1.3. MOSFET operation . . . . .	8
2.2. The Band-to-Band-Tunneling Transistor . . . . .	12
2.2.1. Introduction . . . . .	12
2.2.2. Principle of operation . . . . .	13
<b>Chapter 3</b> <b>Modeling of the Tunnel-FET</b>	<b>19</b>
3.1. A brief primer on NEGF simulations . . . . .	19
3.1.1. Choice of simulation approach . . . . .	19
3.1.2. Basic one-dimensional equations . . . . .	19
3.1.3. Finite difference method . . . . .	21
3.1.4. Boundary conditions – SCHRÖDINGER equation . . . . .	23
3.1.5. Boundary conditions – POISSON equation . . . . .	24
3.1.6. Local Density of States . . . . .	24
3.1.7. Charge density . . . . .	24
3.1.8. Current . . . . .	26
3.1.9. Self-consistent calculation . . . . .	26
3.2. Extension of the basic NEGF formalism . . . . .	27
3.2.1. Two-band model . . . . .	27
3.2.2. Silicon band structure . . . . .	28
3.2.3. Two and three-dimensional structures . . . . .	29
3.3. The 1D Si TFET at a single bias point . . . . .	29
3.3.1. Local density of states . . . . .	31
3.3.2. Charge carrier densities . . . . .	32
3.3.3. Current . . . . .	35
3.4. 1D Si TFET characteristics . . . . .	35
3.4.1. Transfer/output characteristics . . . . .	35

---

3.4.2. Impact of doping concentration . . . . .	37
3.4.3. $\Lambda$ -scaling. . . . .	38
3.4.4. Choice of material . . . . .	40
3.5. The 2D Si TFET at a single bias point . . . . .	42
3.5.1. Local density of states . . . . .	43
3.5.2. Charge carrier densities. . . . .	44
3.5.3. Current . . . . .	45
3.6. 2D Si TFET characteristics. . . . .	45
3.6.1. Quantum capacitance limit . . . . .	45
3.6.2. Transfer/output characteristics . . . . .	46
3.7. Conclusion . . . . .	48
<b>Chapter 4</b>	
<b>TunnelFETs on SOI</b>	<b>51</b>
4.1. Introduction . . . . .	51
4.2. Fabrication of TFETs on SOI substrates . . . . .	51
4.2.1. Process flow. . . . .	51
4.2.2. Implantation & annealing . . . . .	54
4.3. Characterization results and discussion . . . . .	57
4.3.1. Reference device - $I_D$ - $V_{GS}$ . . . . .	57
4.3.2. Reference device - $I_D$ - $V_{DS}$ . . . . .	60
4.3.3. Channel length dependence . . . . .	61
4.3.4. Impact of gate oxide thicknesses. . . . .	63
4.3.5. Impact of doping concentration and doping profile . . . . .	64
4.4. Conclusion . . . . .	67
<b>Chapter 5</b>	
<b>Si Nanowire TunnelFETs</b>	<b>69</b>
5.1. Introduction . . . . .	69
5.2. Fabrication . . . . .	69
5.2.1. Process flow. . . . .	69
5.2.2. Electron beam technology . . . . .	73
5.1. Room temperature characterization results and discussion. . . . .	76
5.1.1. Reference device $I_D$ - $V_{GS}$ . . . . .	76
5.1.2. Reference device - $I_D$ - $V_{DS}$ . . . . .	78
5.1.3. Strained silicon wires . . . . .	79
5.2. Laser annealing . . . . .	81
5.2.1. Motivation and setup . . . . .	81
5.2.2. Results and discussion . . . . .	83
5.3. Low temperature characterization . . . . .	85
5.3.1. Experimental setup . . . . .	86
5.3.2. Characterization $I_D$ - $V_{GS}$ . . . . .	86
5.3.3. Characterization $I_D$ - $V_{DS}$ . . . . .	89
5.4. Conclusion . . . . .	89

---

<b>Chapter 6</b>	
<b>InSb nanowire MOSFETs</b>	<b>91</b>
6.1. Introduction . . . . .	91
6.2. Nanowire Growth and Device Fabrication . . . . .	91
6.3. Results and Discussion . . . . .	93
6.4. Conclusion . . . . .	95
<b>Chapter 7</b>	
<b>Conclusion</b>	<b>97</b>
<b>Appendix A</b>	
<b>Bibliography</b>	<b>101</b>
<b>Appendix B</b>	
<b>Conference Proceedings and Journal Papers</b>	<b>107</b>
<b>Appendix C</b>	
<b>Curriculum Vitae</b>	<b>109</b>
<b>Appendix D</b>	
<b>Acknowledgement</b>	<b>111</b>